We report on fabrication of single-electron transistors using InAs nanowires with epitaxial aluminium with fixed tunnel barriers made of aluminium oxide. The devices exhibit a hard superconducting gap induced by the proximized aluminium cover shell and they behave as metallic single-electron transistors. In contrast to the typical few channel contacts in semiconducting devices, our approach forms opaque multichannel contacts to a semiconducting wire and thus provides a complementary way to study them. In addition, we confirm that unwanted extra quantum dots can appear at the surface of the nanowire. Their presence is prevented in our devices, and also by inserting a protective layer of GaAs between the InAs and Al, the latter being suitable for standard measurement methods.
INTRODUCTION
Semiconducting nanowires (NWs) are widely used nowadays in nanotechnology [1] [2] [3] as their transport properties can be easily tuned [4, 5] . In particular, InAs NWs are of interest as they are optically active [6] and can act as a field-effect transistor [7] , a quantum dot [8] [9] [10] [11] [12] [13] or a qubit [14] . Recently, the growth of a NW with a high quality interface between InAs and aluminium has been achieved [15] , with a hard superconducting gap [16] , systems in which Majorana bound states have been observed [17] [18] [19] [20] . In these devices, the barriers are formed electrostatically to allow great flexibility of the barrier strength, contrary to "fixed" tunnel barriers one can find in metallic single-electron transistors (SETs). However the drawback of this flexibility is the limited number of open conductive channels [20, 21] which can either limit the signal in case of large opacity of the barriers, or induce a leakage current in the other limit.
In this study, we present a simple device in an InAs NW proximized with epitaxial Al. The main idea is to use the aluminium shell on top of the InAs NW to form a fixed tunnel barrier, thus with InAs as a SET, as in a metallic system [22, 23] . Compared to electrostatic tunnel barriers, aluminium oxide based tunnel contacts are known to possess superior properties: They have a large number of conduction channels, typically of the order of 10 4 [24, 25] . It allows one to make them several orders of magnitude more opaque than the few channel contacts without losing in signal strength. The more opaque the tunnel junctions are, the better the approximation of sequential tunnelling is. Hence when probing the hardness of the superconducting gap, we observe consistently an order of magnitude lower leakage levels in the gap. For this reason, the combination of a metallic SET and a proximized InAs NW can give access to functionalities mixing SET and InAs NWs properties, not possible with standard techniques. In addition, our method reduces some technical difficulties: Only one gate per intentional QD is needed and it ensures good contacts between the NW and the external leads. It also prevents the appearance of parasitic effects due to the exposure of the InAs core during the fabrication process as the InAs core as well as the interface between InAs and Al remain intact. Such effects are prevented as well by inserting a protective layer between the InAs core and the Al layer. Several works already exist on the fabrication of a SET using semiconducting NWs with fixed tunnel barriers (i.e.
not tunable by gate modulation), with, e.g., Si NWs [26, 27] or InAs/InP heterostructures 2 [28] .
FABRICATION
The hexagonal InAs NWs are grown by molecular beam epitaxy (MBE) using gold nanoparticles catalyst and are 10 − 15 µm long. The aluminium is then deposited epitaxially, covering entirely the NW, without breaking the vacuum to guarantee a good interface between InAs and Al [15] . For some NWs, a buffer layer of GaAs, 5 nm thick, is grown on top of the InAs, followed then by the Al deposition. These NWs form a stacking-fault free wurtzite phase, with misfit dislocations at the InAs/GaAs interface due to the 7% lattice mismatch, therefore the strain relaxes very quickly [29] . This intermediate GaAs layer is expected to reduce the stress at the surface of the InAs and improve the intrinsic properties of the NW (like e.g. carrier mobility), as already observed in various NWs with cover shells [30] [31] [32] [33] [34] . A sketch of the cross section of the wires is shown Fig. 1(a) . The devices with the GaAs covered shell are named "-GaAs", and the others, with only the aluminium shell, are named "-Al". We remind that the NWs with the GaAs layer also have an epitaxial layer of Al. We have a clean contact between the core and the Al layer which leads to a negligible energy barrier (i.e. no tunnel barrier is formed between the NW core and the superconducting layer) as shown previously [15, 16] .
The NWs are transferred from the growth chip on a pre-marked substrate by dry deposition. The substrate is a highly-doped silicon wafer covered by 200 nm of silicon oxide and is used as a backgate. The position of the NWs is found on the chip using a scanning electron microscope (SEM). In order to study the effect of the chemical etching, we first Table I . The NWs from the devices E-Al and C-Al come from the same growth, and the same applies for the devices E-GaAs and C-GaAs. The smaller resistance and charging energy of the device E-GaAs come from its wider tunnel junctions compared to the other devices. Only the backgate was used in this study, but we have obtained similar results using the side gate. All the measurements presented here have been performed in a dilution fridge at a bath temperature T bath 60 mK and, when applied, the magnetic field is perpendicular to the NW (see Fig. 1(b) ). In the last section, conductance measurements have been performed, a lock-in amplifier was used with the excitation voltage ranging from V ac = 2 to 10 µV and the frequency from f ≈ 0.7 to 300 Hz depending on the gain and the bandwidth of the voltage and current amplifiers used.
According to Ref. [36] , the capacitance of the NW on the highly doped Si substrate is estimated to be C g ∼ 0.25 fF for each device. We can then estimate the capacitance of the junctions supposing they cover half of a cylindrical NW (we cannot evaporate below the NW). In the case of aluminium oxide, we use the dielectric constant r ≈ 4 and the oxide thickness between 0.5 and 1 nm [35] . We obtain thus the capacitance per junction C J ∼ 1 fF, and thus the total capacitance C Σ = C g + 2C J ∼ 2.25 fF, which gives the charging energy E C = e 2 /(2C Σ ) ∼ 35 µeV, close to the experiment. The total capacitance of the devices is mainly caused by the junctions, which are rather wide in our devices.
CHARACTERIZATION OF THE DEVICES
We first study the device E-Al, Fig. 1(c) , in which the InAs core is exposed. Here, we choose the wire without GaAs, and etch Al in selected areas. The effect of the backgate on electron transport measurements is shown in T bath : the total resistance across the whole device at low temperature R T , the superconducting gap ∆, the charging energy E c , the diameter of the InAs core φ InAs , the thickness of the aluminium layer t Al and of the GaAs layer t GaAs . The device C-Al' is similar to the device C-Al with a different size.
type and unwanted QDs have as well been reported in previous study, despite the high quality of the NWs used [16, 37, 38] . It is believed to be caused by defects [39] and potential fluctuations at the surface of the NW [40] which can be triggered by chemical and/or plasma treatments of the NW. One reason for their presence comes from the fabrication process:
The contacts on the NW are made directly on it, and in order to have an ohmic contact or to etch away a surface layer (the Al epitaxial layer in our case, see, e.g. the devices in
Refs. [20, 21] ), additional chemical or plasma cleaning of the surface may be needed. These processes may deteriorate the surface of InAs, increasing thus the likelihood of forming unwanted QDs whose locations and sizes are not controlled. It is nevertheless possible to make them transparent by tuning locally its potential with additional side gates, leading to the fabrication of complex devices with potentially unnecessary side gates (see, e.g., some of the devices in Ref. [20] ). This is achieved in our situation by increasing the backgate voltage:
Above V BG ∼ 2 V, although deformed, the stability diagram is more regular and periodic with V BG (right-hand side of Fig. 2 ), similar to a metallic device. This corresponds to the intended dot with a charging energy of ∼ 40 µeV. The superconducting gap is, however, small in this device compared to the other ones (see Table I ). One possible reason for this is that the extra QDs affect the superconducting state of the NW. In our other devices, the InAs core is unexposed and always covered by another layer, either by the Al shell (device C-Al), by a protective GaAs shell (device E-GaAs) or by both (device C-GaAs). In the linear ohmic regime, at large bias voltage values, these devices exhibit a metallic behaviour: The transport is independent of the backgate value (no noticeable differences have been seen for V BG in the range −5 to 5 V). The I-V characteristics of the device C-GaAs at the backgate positions close to −10 V and 0 V are shown in Fig. 3 .
Both sets of I-V characteristics are similar, confirming the metallic-like state of our device.
The dashed lines correspond to a theoretical fit of the normal state used for a metallic SET with a SC island [23] : The agreement between the measurements and the fit is very good.
The parameters used for the fit are given in Table I and are the same for both measurements. The devices we show can be used for future studies of the properties of proximized superconductivity as our method is relatively non-invasive. Until now the SET regime in proximized InAs NWs was only achieved by tuning the potential of the wire with gates [20, 21] . However, the transport properties of the system can be very sensitive to the gate positions, and corrections have to be applied in case of cross-talk between the leads and the gates or between each gate. With one gate only, this is not the case, and we thus have a possibility to perform more advanced experiments, such as using the devices as a turnstile [41] . The charging energy of our device can be easily increased by decreasing the dimensions of the NW (total length and diameter), the size of the QD (junctions spacing) or the size of the junctions.
The similarity between the devices C-Al and C-GaAs suggests that NWs with GaAs cover shell can be used for an SET setup, and the similarity between the devices C-GaAs and E-GaAs demonstrates that the GaAs layer prevents the formation of extra QDs and that the properties of the devices are not only caused by the Al layer, but also by the core.
From the present results, it cannot yet be concluded if the GaAs cover shell improves the intrinsic properties of a NW (higher mobility of carriers or "harder" superconducting gap).
When Al etching is necessary, to use electrostatic barriers for example, the GaAs cover shell may be used to prevent the appearance of unwanted QDs without affecting the proximity effect. This will give the opportunity to focus in the future on the intrinsic properties of the wires using devices with electrostatic barriers or with NWs half-covered with Al. Although it is possible to form ohmic contacts directly on InAs, this extra protective shell should also be compatible with good contacts to the external leads made afterwards. 
IN-GAP MEASUREMENTS
We now present a study of a device similar to the device C-Al presented above, called CAl'. The parameters of this device are listed in Table I: i.e. when the bias voltage is smaller than the charging energy. These features -change of periodicity from 1e to 2e of the Coulomb oscillations and pronounced dip at low biasare robust and have been observed in several devices. Similar pronounced minimum in the conductance as the one we observed has already been reported in proximized NWs [42] and is attributed to the Coulomb blockade regime, but with a conductance ratio G S /G N several orders of magnitude larger than in our device.
The model of the conductance measurements shown Fig. 5 is similar to the simple one used in Fig. 3 taking into account the normalized Dynes density of states (DOS) in the superconducting state [43, 44] n D (E) = e E/∆ + iγ
with γ the Dynes parameter. The model shown in Fig. 5 uses γ = 6 × 10 −4 and the parameters in Table I . It reproduces relatively well the measurements as shown Fig. 5 , except for the low bias voltage regime. Indeed, in this range the theoretical fit cannot reproduce the 2e periodicity of the oscillations and tends to overestimate the conductance. The origin of the 2e-periodic signal and of the dip at low bias voltage is not clear yet, but they might come from localized in-gap states, which have been observed in similar devices using the same type of NWs [21] . A more advanced model is therefore be needed to describe fully our system, and devices with higher charging energy would be useful in order to disentangle accurately the effect of these potential in-gap states to the Coulomb blockade regime. Figure 6 shows the stability diagram at low bias of the device C-Al' at B = 9.5 mT (left hand side) and B = 24 mT B c2 /2 (right side). The main effect of the magnetic field is to reduce the superconducting gap, as shown by the iso-conductance lines (dashed lines in Fig. 6 at 10 nS) going closer to zero bias, the in-gap features at low bias voltage being relatively field insensitive below 30 mT. By increasing further the magnetic field, the 2e-periodic signal will eventually vanish and the superconducting gap will close completely.
The complete study of the magnetic field and temperature dependence of the subgap features are needed to get a better understanding. 
